github/intel-device-plugins-for-kubernetes
7
0
Fork 0
mirror of https://github.com/intel/intel-device-plugins-for-kubernetes.git synced 2025-06-03 03:59:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

crihook: drop unused test data

Browse Source
This commit is contained in:
Dmitry Rozhkov 2018-10-02 10:00:15 +03:00
parent dc21749a83
commit 6ce053a0a6
1 changed files with 0 additions and 53 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

53
cmd/fpga_crihook/main_test.go
View File

@ -380,7 +380,6 @@ func TestProcess(t *testing.T) {
tcases := []struct { tcases := []struct {
stdinJSON string stdinJSON string
configJSON string configJSON string
params *fpgaParams
afuIDTemplate string afuIDTemplate string
newAFUIDTemplate string newAFUIDTemplate string
expectedErr bool expectedErr bool
@ -388,10 +387,6 @@ func TestProcess(t *testing.T) {
gbsInfoAction fakeexec.FakeCombinedOutputAction gbsInfoAction fakeexec.FakeCombinedOutputAction
}{ }{
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "d8424dc4a4a3c413f89e433683f9040b"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-correct.json", configJSON: "config-correct.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_f7df405cbd7acf7222f144b0b93acd18", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_f7df405cbd7acf7222f144b0b93acd18",
@ -400,10 +395,6 @@ func TestProcess(t *testing.T) {
}, },
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-correct.json", configJSON: "config-correct.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b",
@ -413,71 +404,39 @@ func TestProcess(t *testing.T) {
}, },
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-broken-json.json", stdinJSON: "stdin-broken-json.json",
expectedErr: true, expectedErr: true,
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-no-annotations.json", stdinJSON: "stdin-no-annotations.json",
expectedErr: true, expectedErr: true,
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-no-intel-annotation.json", stdinJSON: "stdin-no-intel-annotation.json",
expectedErr: true, expectedErr: true,
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-incorrect-intel-annotation.json", stdinJSON: "stdin-incorrect-intel-annotation.json",
expectedErr: true, expectedErr: true,
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-no-afu.json", configJSON: "config-no-afu.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b",
expectedErr: true, expectedErr: true,
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-correct.json", configJSON: "config-correct.json",
expectedErr: true, expectedErr: true,
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-non-existing-bitstream.json", configJSON: "config-non-existing-bitstream.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b",
expectedErr: true, expectedErr: true,
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-correct.json", configJSON: "config-correct.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b",
@ -487,10 +446,6 @@ func TestProcess(t *testing.T) {
}, },
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "d8424dc4a4a3c413f89e433683f9040b"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-correct.json", configJSON: "config-correct.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b",
@ -500,10 +455,6 @@ func TestProcess(t *testing.T) {
}, },
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "d8424dc4a4a3c413f89e433683f9040b"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-correct.json", configJSON: "config-correct.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b",
@ -514,10 +465,6 @@ func TestProcess(t *testing.T) {
}, },
}, },
{ {
params: &fpgaParams{
devNum: "0",
region: "ce48969398f05f33946d560708be108a",
afu: "f7df405cbd7acf7222f144b0b93acd18"},
stdinJSON: "stdin-correct.json", stdinJSON: "stdin-correct.json",
configJSON: "config-correct.json", configJSON: "config-correct.json",
afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b", afuIDTemplate: "testdata/sys/class/fpga/intel-fpga-dev.%s/intel-fpga-port.%s/afu_id_d8424dc4a4a3c413f89e433683f9040b",