github/intel-device-plugins-for-kubernetes
7
0
Fork 0
mirror of https://github.com/intel/intel-device-plugins-for-kubernetes.git synced 2025-06-03 03:59:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

webhook: reformat source code with gofmt 1.11

Browse Source
This commit is contained in:
Dmitry Rozhkov 2018-10-04 11:03:24 +03:00
parent 45e467959e
commit c2b635e627
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cmd/fpga_admissionwebhook/fpga_admissionwebhook_test.go
View File

@ -130,11 +130,11 @@ func TestMutatePods(t *testing.T) {
Image: "test-image", Image: "test-image",
Resources: corev1.ResourceRequirements{ Resources: corev1.ResourceRequirements{
Limits: corev1.ResourceList{ Limits: corev1.ResourceList{
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
"fpga.intel.com/arria10": resource.MustParse("1"), "fpga.intel.com/arria10": resource.MustParse("1"),
}, },
Requests: corev1.ResourceList{ Requests: corev1.ResourceList{
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
"fpga.intel.com/arria10": resource.MustParse("1"), "fpga.intel.com/arria10": resource.MustParse("1"),
}, },
}, },

12
cmd/fpga_admissionwebhook/patcher_test.go
View File

@ -90,7 +90,7 @@ func TestGetPatchOpsPreprogrammed(t *testing.T) {
Resources: corev1.ResourceRequirements{ Resources: corev1.ResourceRequirements{
Limits: corev1.ResourceList{ Limits: corev1.ResourceList{
"fpga.intel.com/arria10-unknown": resource.MustParse("1"), "fpga.intel.com/arria10-unknown": resource.MustParse("1"),
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
}, },
}, },
}, },
@ -102,7 +102,7 @@ func TestGetPatchOpsPreprogrammed(t *testing.T) {
Resources: corev1.ResourceRequirements{ Resources: corev1.ResourceRequirements{
Requests: corev1.ResourceList{ Requests: corev1.ResourceList{
"fpga.intel.com/arria10-unknown": resource.MustParse("1"), "fpga.intel.com/arria10-unknown": resource.MustParse("1"),
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
}, },
}, },
}, },
@ -114,11 +114,11 @@ func TestGetPatchOpsPreprogrammed(t *testing.T) {
Resources: corev1.ResourceRequirements{ Resources: corev1.ResourceRequirements{
Limits: corev1.ResourceList{ Limits: corev1.ResourceList{
"fpga.intel.com/arria10-nlb0": resource.MustParse("1"), "fpga.intel.com/arria10-nlb0": resource.MustParse("1"),
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
}, },
Requests: corev1.ResourceList{ Requests: corev1.ResourceList{
"fpga.intel.com/arria10-nlb0": resource.MustParse("1"), "fpga.intel.com/arria10-nlb0": resource.MustParse("1"),
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
}, },
}, },
}, },
@ -222,11 +222,11 @@ func TestGetPatchOpsOrchestrated(t *testing.T) {
Resources: corev1.ResourceRequirements{ Resources: corev1.ResourceRequirements{
Limits: corev1.ResourceList{ Limits: corev1.ResourceList{
"fpga.intel.com/arria10-nlb0": resource.MustParse("1"), "fpga.intel.com/arria10-nlb0": resource.MustParse("1"),
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
}, },
Requests: corev1.ResourceList{ Requests: corev1.ResourceList{
"fpga.intel.com/arria10-nlb0": resource.MustParse("1"), "fpga.intel.com/arria10-nlb0": resource.MustParse("1"),
"cpu": resource.MustParse("1"), "cpu": resource.MustParse("1"),
}, },
}, },
Env: []corev1.EnvVar{ Env: []corev1.EnvVar{